← 返回论文列表 📄 下载原文 PDF  ISSCC 2013 · 20.7
ISSCC 2013Session 20 · FREQUENCY GENERATIONClocking & PLLs

A 50-to-930MHz Quadrature-Output Fractional-N Frequency Synthesizer with 770-to-1860MHz SingleInductor LC-VCO and Without Noise Folding Effect for Multistandard DTV Tuners

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种覆盖50至930MHz的正交输出分数N频率合成器,采用770至1860MHz的单电感LC-VCO,用于数字电视调谐器。解决了宽频带本地振荡器生成的问题,支持多种DTV标准。

💡 主要创新点

重要性
发表年份
ISSCC 2013

🏷 关键词

频率合成器分数N正交输出LC-VCO数字电视

📄 原文摘要

Ratio Microelectronics, Shanghai, China 1 2 There are many Digital TV (DTV) standards around the world, such as DVB-T/C/H in Europe, ATSC-C/M/H in North America, TDMB in China, ISDB-T in Japan and DMB-T in South Korea. In recent years, next generations of DVB standards (e.g. DVB-T2 and DVB-C2) are proposed, which adopt 256 QAM and even 4k QAM modulation to obtain higher performance. Often the DTV tuners employ a directconversion Zero-IF architecture, which demands the use of a wideband fractional-N synthesizer as the local oscillator (LO) to cover the frequency range of 50 to 900MHz. This LO needs to meet a very stringent phase noise requirement with an adequate target phase noise of –98dBc/Hz at a 10kHz offset and integrated rms phase error less than 0.25° [1]. However, it is well known that the performance of fractional-N PLLs is significantly influenced by the circuit nonlinearity. Nonlinearity results in the noise-folding phenomenon, which can seriously

👥 作者与机构

Zhangwen Tang1, Xiongxiong Wan1,2, Minggui Wang1,2, Jie Liu1

Fudan University, Shanghai, China,

分类:Clocking & PLLs · 年份:ISSCC 2013