← 返回论文列表 📄 下载原文 PDF  ISSCC 2014 · 27.3
ISSCC 2014Session 27 · ENERGY-EFFICIENT DIGITAL CIRCUITSDigital Circuits40nm CMOS

A 210mV 5MHz Variation-Resilient Near-Threshold JPEG Encoder in 40nm CMOS

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种在40nm CMOS工艺中实现的近阈值JPEG编码器,能够在210mV超低电压下以5MHz频率工作。通过设计变化鲁棒的电路技术,解决了近阈值区域因工艺差异导致的延迟增加、泄漏路径和敏感性等问题,实现了高能效与可靠性的平衡。

💡 主要创新点

工艺节点
40nm CMOS
重要性
发表年份
ISSCC 2014

🏷 关键词

近阈值变化鲁棒JPEG编码器40nm CMOS超低电压

📄 原文摘要

Operating circuits in the near-threshold region enables large energy savings. However, such circuits also pose many challenges, such as increased delay, unwanted leakage paths and high sensitivity to variations. Working in advanced nanometer CMOS technologies compromises the robustness of circuits even more due to the increased variability. Nonetheless, these technologies offer higher operating frequencies for ultra-low-voltage circuits. Transitioning to smaller technologies is attractive for digital near-threshold circuits, provided that the impact of the increased variability can be mitigated. Few prior works have considered the design of variation-resilient ultra-low-voltage circuits in CMOS technologies smaller than 65nm. The aim of this work is to design a large system that advances the state-of-the-art by not only reaching very low energy consumption, but also clock frequencies of tens of MHz, while providing high

👥 作者与机构

Nele Reynders, Wim Dehaene

KU Leuven, Leuven, Belgium

分类:Digital Circuits · 年份:ISSCC 2014