← 返回论文列表 📄 下载原文 PDF  ISSCC 2014 · 3.8
ISSCC 2014Session 3 · RF TECHNIQUESRF & Wireless65nm CMOS

A Fully Integrated Highly Reconfigurable DiscreteTime Super-Heterodyne Receiver

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种全集成的高度可重构离散时间超外差接收机,通过采用离散时间信号处理技术解决了传统超外差架构中高质量因子带通滤波器难以集成的问题,从而避免了零中频或低中频接收机中的闪烁噪声、时变直流偏移、带内本振泄漏和对二阶互调敏感等问题。

💡 主要创新点

工艺节点
65nm CMOS
重要性
发表年份
ISSCC 2014

🏷 关键词

超外差接收机离散时间可重构CMOS集成图像抑制

📄 原文摘要

Since the invention of radio, superheterodyne has been the architecture of choice for receivers (RX). Thanks to its high intermediate-frequency (IF), the problems related to flicker noise, time-varying dc offsets, in-band LO leakage and sensitivity to 2nd-order intermodulation are simply avoided. Unfortunately, the high IF requires high-quality-factor (Q) band-pass filters for image rejection, which cannot be easily integrated in CMOS. This forced the CMOS receivers to migrate to zero (or low) IF and suffer from the abovementioned problems. Recently, there have been attempts to revisit the high IF operation by exploiting N-path filtering

👥 作者与机构

Massoud Tohidian, Iman Madadi, Robert Bogdan Staszewski

Delft University of Technology, Delft, The Netherlands

分类:RF & Wireless · 年份:ISSCC 2014