← 返回论文列表 📄 下载原文 PDF  ISSCC 2016 · 2.4
ISSCC 2016Session 2 · RF FREQUENCY SYNTHESIS TECHNIQUESRF & Wireless

A 2-to-16GHz BiCMOS ΔΣ Fractional-N PLL Synthesizer with Integrated VCOs and Frequency Doubler for Wireless Backhaul Applications

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一款2-16GHz BiCMOS ΔΣ分数N PLL频率合成器,集成了VCO和倍频器,用于无线回程应用。解决了无线基础设施中高频宽带频率合成集成度低的问题。

💡 主要创新点

重要性
发表年份
ISSCC 2016

🏷 关键词

PLL分数N频率合成器BiCMOSVCO倍频器无线回程

📄 原文摘要

STMicroelectronics, Catania, Italy The flourishing of ubiquitous wireless communication networks has pushed the development and deployment of complex RF telecom systems. Concurrently, the IC industry has been making an effort to increase the integration of RF devices. While nanometer CMOS technologies are now dominating end-user devices, the RF domain of wireless infrastructure still suffers from low-scale of integration

👥 作者与机构

Tino Copani, Claudio Asero, Matteo Colombo, Paolo Aliberti,

Giuseppe Martino, Francesco Clerici

分类:RF & Wireless · 年份:ISSCC 2016