← 返回论文列表 📄 下载原文 PDF  ISSCC 2016 · 4.2
ISSCC 2016Session 4 · DIGITAL PROCESSORSDigital Processors28nm CMOS

Increasing the Performance of a 28nm x86-64 Microprocessor Through System Power Management

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出五种系统电源管理技术,用于提高28nm x86-64微处理器的性能和能效。这些技术克服了Vmax可靠性、基础设施限制、老化及热限制等障碍,在成熟SoC上实现了高达15%的性能提升。

💡 主要创新点

工艺节点
28nm CMOS
重要性
发表年份
ISSCC 2016

🏷 关键词

电源管理x86-64微处理器性能提升

📄 原文摘要

Ravinder Rachala1, Sriram Sambamurthy1, Steven Liepe2, Miguel Rodriguez2, Tom Burd3, Adam Clark4, Michael Austin1, Samuel Naffziger2 AMD, Austin, TX, AMD, Fort Collins, CO, 3 AMD, Sunnyvale, CA, 4 AMD, Markham, ON, Canada 1 2 Power-management techniques can be effective at squeezing more performance and energy efficiency out of mature SoCs. Vmax reliability limits, infrastructure limits, guard-bands, aging, and thermal limits all put restrictions on performance. This paper describes five power-management techniques that provide a net performance increase of up to 15%, depending on the application and TDP of the SoC, on “Bristol Ridge”, a 28nm CMOS dual-core x86 APU. Reliability Tracker: In a high-performance microprocessor, the critical limiters to long-term reliability are time-dependent dielectric breakdown (TDDB) and electromigration (EM). TDDB is enormously dependent on voltage, and both

👥 作者与机构

Aaron Grenat1, Sriram Sundaram1, Stephen Kosonocky2,

分类:Digital Processors · 年份:ISSCC 2016