← 返回论文列表 📄 下载原文 PDF  ISSCC 2017 · 29.5
ISSCC 2017Session 29 · OPTICAL- AND ELECTRICAL-LINK INNOVATIONSWireline I/O

12Gb/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling with 100% Data Payload and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种NRZ编织时钟信号(NRZ Braid Clock Signaling)与扩展跳变方案(Spread Transition Scheme),在四根平衡线上实现12Gb/s的数据传输,无需任何编码开销,达到100%数据有效载荷。该方案解决了传统时钟恢复方案因开销导致带宽降低的问题,同时降低了EMI和时钟数据通道间的偏移。

💡 主要创新点

重要性
发表年份
ISSCC 2017

🏷 关键词

NRZ编织时钟信号扩展跳变方案100%数据有效载荷12Gb/s平衡线传输

📄 原文摘要

29.5.1 is generally adopted in an intra-panel interface due to the poor signal integrity of the multi-drop topology, data and clock channel skews and EMI emission from the forwarded clock signal channels. Clock recovery in RX without a reference clock channel is usually carried out using one of two type of data encoding schemes, embedded clock with dummy clock bits [1-2,5] or ensured transition density with data encoding such as 8B10B encoding [3]. However, these two schemes reduce the effective bandwidth because they require over 20% overhead in the data stream. Although highly efficient signaling schemes have been introduced recently in the literature [4] to cope with the physical limitations of the process and channel, it is difficult to adopt these multi-level signaling schemes in intra-panel

👥 作者与机构

Yeonho Lee, Yoonjae Choi, Sang-Geun Bae, Jaehun Jun,

Junyoung Song, Sewook Hwang, Chulwoo Kim Korea University, Seoul, Korea A point-to-point interface with a clock embedded scheme (CES) in Fig

分类:Wireline I/O · 年份:ISSCC 2017