← 返回论文列表 📄 下载原文 PDF  ISSCC 2018 · 16.6
ISSCC 2018Session 16 · ADVANCED OPTICAL AND WIRELINE TECHNIQUESWireline I/O

A 7.8Gb/s/pin 1.96pJ/b Compact Single-Ended TRX and CDR with Phase-Difference Modulation for Highly Reflective Memory Interfaces

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种用于高反射内存接口的紧凑型单端收发器(TRX)和时钟数据恢复(CDR)电路,采用相位差调制技术,实现了7.8Gb/s/pin的数据速率和1.96pJ/b的能效,有效解决了长尾符号间干扰(ISI)问题。

💡 主要创新点

核心指标
7.8Gb/s/pin, 1.96pJ/b
重要性
发表年份
ISSCC 2018

🏷 关键词

高反射通道单端收发器相位差调制时钟数据恢复内存接口

📄 原文摘要

strongly demanded by the memory industry. Although discontinuous reflective channels like multi-drop DRAM interfaces are less suitable for high data rates than continuous point-to-point channels, their great advantages in high capacity, high throughput, and low latency attract the market [1-3]. However, compact TRXs for low-loss HR channels are more challenging than for high-loss low-reflection (LR) channels. Although the long-tail ISI of a high-loss LR channel can be costefficiently canceled by an FFE with a few taps or a DFE with IIR feedback (DFE-IIR)

👥 作者与机构

Sooeun Lee, Jaeyoung Seo, Kyunghyun Lim, Jaehyun Ko, Jae-Yoon Sim,

Hong-June Park, Byungsub Kim Pohang University of Science and Technology, Pohang, Korea Compact transceivers (TRXs) for highly reflective (HR) interconnects are

分类:Wireline I/O · 年份:ISSCC 2018