← 返回论文列表 📄 下载原文 PDF  ISSCC 2018 · 2.1
ISSCC 2018Session 2 · PROCESSORSDigital Processors14nm CMOS

SkyLake-SP: A 14nm 28-Core Xeon® Processor

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文介绍了基于Intel 14nm三栅极CMOS工艺的SkyLake-SP(SKX)至强服务器处理器,解决了高性能计算中核心数量、缓存层次和内存带宽的平衡问题。通过28核配置、每核1MB L2缓存和1.375MB非独占L3缓存,以及6通道DDR4内存支持,实现了可扩展的性能提升。

💡 主要创新点

工艺节点
14nm CMOS
重要性
发表年份
ISSCC 2018

🏷 关键词

SkyLake-SPXeon处理器14nm工艺多核架构缓存层次

📄 原文摘要

Kalapi Royneogi, Nagmohan Satti, Rizwan Qureshi, Wei Chen, Tom Wang, Hubert Hsieh, Sujal Vora, Eddie Wang Intel, Santa Clara, CA SkyLake-SP (Scalable Performance), code name SKX, is the next generation Xeon® server processor fabricated on the Intel® 14nm tri-gate CMOS technology with 11-metal layers [1,2]. The SKX processor family has three core-count configurations. Each SKX core is accompanied by 1MB of dedicated L2 (2nd level cache) and 1.375MB of non-exclusive L3 (3rd level cache). At its maximum configuration of 28 cores, the SKX processor supports 6 DDR4 channels (2666MT/s), 3×20-lanes UPI processor-to-processor links (10.4GT/s) and x48+4 PCIE links (8GT/s). SKX supports per-core power-performance optimization enabled by on-die integrated voltage regulators (FIVR) [3, 4]. A new 2-dimensional synchronous on-die MESH fabric interconnects all the on-die components. Fig. 2.1.1 shows the overall architecture of the SKX processor.

👥 作者与机构

Simon M. Tam, Harry Muljono, Min Huang, Sitaraman Iyer,

分类:Digital Processors · 年份:ISSCC 2018