← 返回论文列表 📄 下载原文 PDF  ISSCC 2019 · 16.3
ISSCC 2019Session 16 · FREQUENCY SYNTHESIZERSClocking & PLLs

A -246dB Jitter-FoM 2.4GHz Calibration-Free RingOscillator PLL Achieving 9% Jitter Variation Over PVT

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种基于环形振荡器的2.4GHz锁相环,通过校准技术实现了-246dB的抖动品质因数,并在PVT变化下将抖动变化控制在9%以内。解决了传统环形振荡器PLL相位噪声差、对PVT敏感的问题,无需LC振荡器即可实现低抖动性能。

💡 主要创新点

核心指标
-246dB FoM, 2.4GHz, 9% jitter variation over PVT
重要性
发表年份
ISSCC 2019

🏷 关键词

环形振荡器锁相环抖动品质因数

📄 原文摘要

Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal 1 2 Low-jitter phase-locked loops (PLLs) are critical building blocks in various systems, including wireless and wireline communications and ADCs. LC oscillators exhibit low phase noise (PN) but suffer from large area, magnetic coupling, and small tuning range. While ring voltage-controlled oscillators (RVCO) are free from the above issues, their inferior PN performance restricts their applicability. The injection-locked clock multiplier (ILCM) attains a low PN through phase realignment. However, both the PN and the reference spur deteriorate when the injection instant drifts over PVT. Although the frequency-tracking loop (FTL) can calibrate the center frequency, its power consumption, converging speed, and accuracy limit the performance of the ILCM [1,2]. The Type-I PLL performs wideband filtering [3], but its efficiency is 3dB lower than that of the ILCM [4]. A

👥 作者与机构

Xiaofeng Yang1, Chi-Hang Chan1, Yan Zhu1, Rui P. Martins1,2

University of Macau, Macau, China

分类:Clocking & PLLs · 年份:ISSCC 2019