← 返回论文列表 📄 下载原文 PDF  ISSCC 2019 · 24.3
ISSCC 2019Session 24 · SRAM & COMPUTATION-IN-MEMORYMemory

A Voltage and Temperature Tracking SRAM Assist Supporting 740mV Dual-Rail Offset for Low-Power and High-Performance Applications in 7nm EUV FinFET Technology

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出一种电压和温度跟踪的SRAM辅助技术,通过支持740mV双轨偏移来提升SRAM在低功耗和高性能应用中的鲁棒性。该技术旨在克服传统SRAM编译器在宽电压和温度范围内的性能退化问题。

💡 主要创新点

重要性
发表年份
ISSCC 2019

🏷 关键词

SRAM辅助电压温度跟踪双轨偏移低功耗高性能

📄 原文摘要

Changnam Park, Dongwook Seo, Jaesung Choi, Jaeyoung Kim, Hoon Kim, Jungmyung Kang, Sunyung Jang, Daeyoung Moon, Sangshin Han, Taehyung Kim, Jaehyun Lim, Younghwan Park, Hyejin Hwang, Jeonseung Kang, Jaeseung Choi, Taejoong Song Samsung Electronics, Hwaseong, Korea Embedded SRAM is a key component that typically determines the overall processor performance. A fully customized SRAM requires a long design cycle; hence, an SRAM compiler that can provide a wide range of user-specified SRAM designs, by utilizing predefined leaf cells, is widely used. An SRAM compiler must exhibit robustness across a wide range of voltage and temperature conditions. On top of optimizing power and performance for a variety of applications, a compiler also enables dynamic voltage and frequency scaling. However, the temperature and voltage sensitivity of an SRAM bitcell limits its voltage and temperature operating range, thus significantly degrading read and write stability.

👥 作者与机构

Inhak Lee, Hanwool Jeong, Sangyeop Baeck, Siddharth Gupta,

分类:Memory · 年份:ISSCC 2019