← 返回论文列表 📄 下载原文 PDF  ISSCC 2020 · 16.4
ISSCC 2020Session 16 · NYQUIST & VCO-BASED ADCsData Converters

A Calibration-Free 71.7dB SNDR 100MS/s 0.7mW Weighted-Averaging Correlated Level Shifting Pipelined SAR ADC with Speed-Enhancement Scheme

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种加权平均相关电平移位(WACLS)技术,用于流水线SAR ADC,无需校准即可理论上消除有限运放增益误差,并采用速度增强方案克服速度下降问题。实现了71.7dB SNDR、100MS/s采样率、0.7mW功耗的高能效性能。

💡 主要创新点

核心指标
71.7dB SNDR @ 100MS/s, 0.7mW
重要性
发表年份
ISSCC 2020

🏷 关键词

校准-free加权平均相关电平移位流水线SAR ADC速度增强高能效

📄 原文摘要

With the increasing demand for next-generation communication, the trend of developing wide-bandwidth, high-resolution ADCs has emerged, where pipelined SAR (PIPE-SAR) ADCs [1-2] have become popular owing to their excellent powerefficiency due to the fewer number of opamps. However, the finite opamp gain error limits the resolution of PIPE-SAR ADCs. Without calibration, this work proposes the weighted-averaging correlated level shifting (WACLS) technique for PIPE-SAR ADCs to theoretically eliminate the finite opamp gain error and operate with a speed-enhancement scheme to overcome the speed-degradation drawback of the prior two-phase CLS-based residue amplification [3-4]. In addition, a dutycycle-controlled ring amplifier (ringamp) with quick start-up is proposed for power saving. Figure 16.4.1 shows the 14b PIPE-SAR ADC comprising a 6b 1st-stage SAR ADC, a 32×-gain residue amplifier (RA), and a 9b 2nd-stage SAR ADC with 1b

👥 作者与机构

Tsung-Chih Hung, Jia-Ching Wang, Tai-Haur Kuo

National Cheng Kung University, Tainan, Taiwan

分类:Data Converters · 年份:ISSCC 2020