← 返回论文列表 📄 下载原文 PDF  ISSCC 2020 · 21.3
ISSCC 2020Session 21 · DOMAIN-SPECIFIC PROCESSORSDigital Processors16nm CMOS

A 5.69mm2 0.98nJ/Pixel Image-Processing SoC with 24b High-Dynamic-Range and Multiple Sensor Format Support for Automotive Applications

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一款面向汽车应用的图像处理SoC,采用16nm CMOS工艺,核心面积5.69mm²,功耗0.98nJ/pixel。该芯片集成了多种颜色滤波阵列(RGGB、RGB-Ir、RCCC、RCCB、Mono)处理能力,支持多曝光传感器和24位每颜色高动态范围,解决了汽车场景下多传感器格式兼容与高动态成像的需求。

💡 主要创新点

核心指标
2MP@30fps, 24b HDR, 0.98nJ/pixel
工艺节点
16nm CMOS
重要性
发表年份
ISSCC 2020

🏷 关键词

图像处理SoC高动态范围多种传感器格式

📄 原文摘要

Chang-Hung Tsai, Ying-Jui Chen, TH Wu, Hue-Min Lin, Han-Liang Chou, Abrams Chen, Andy-HB Wang, WC Gu, Wayne Hsieh, Jing-Ying Chang, Shou-Chun Liao, CT Ho, Larry Chu, Sokonisa Wei, CH Wang, Kevin Jou MediaTek, Hsinchu, Taiwan A 2MPixels@30fps 24b high-dynamic-range image processing chip is fabricated in a 16nm CMOS process with a core area of 5.69mm2. This LSI integrates multiple color-filter-array (RGGB, RGB-Ir, RCCC, RCCB, and Mono) image processing into a single chip. It contains 2,067k logic gates and 628.3kB internal SRAM. Moreover, it supports multiple-exposure sensor and up to 24b/color components fusion results to achieve 2.1× dynamic range improvements compared to single exposure results. To efficiently deliver data to the external memory, tone mapping (TM) and data-bus compression and data-bus decompression (DCDD) techniques are developed to reduce external bandwidth by 69.1%. For automotive applications, it completes real-time image processing with

👥 作者与机构

Chi-Cheng Ju, Tsu-Ming Liu, Yung-Chang Chang, Chih-Ming Wang,

分类:Digital Processors · 年份:ISSCC 2020