← 返回论文列表 📄 下载原文 PDF  ISSCC 2020 · 6.3
ISSCC 2020Session 6 · ULTRA-HIGH-SPEED WIRELINEWireline I/O7nm FinFET

A 10-to-112Gb/s DSP-DAC-Based Transmitter with 1.2Vppd Output Swing in 7nm FinFET

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种基于DSP-DAC架构的10至112Gb/s高速发射机,采用7nm FinFET工艺,实现了1.2Vppd的输出摆幅,旨在满足下一代数据中心对超高带宽数据通信的需求。

💡 主要创新点

核心指标
10-112Gb/s速率,1.2Vppd输出摆幅
工艺节点
7nm FinFET
重要性
发表年份
ISSCC 2020

🏷 关键词

DSP-DAC发射机高速串行链路7nm FinFET

📄 原文摘要

Socrates Vamvakos1, Haidang Lin1, Simon Li1, Marcus van Ierssel3, Prashant Choudhary1, Nanyan Wang1, Masumi Shibata3, Mohammad Hossein Taghavi3, Nhat Nguyen1,4, Shaishav Desai1 Rambus, Sunnyvale, CA, 2University of Alberta, Edmonton, Canada Rambus, Toronto, Canada, 4San Jose State University, San Jose 1 3 Internet of things (IoT) devices such as self-driven cars and home appliances are creating massive amounts of data traffic. Obviously, such demand trickles down to every electrical interface in a network. Therefore, next-generation data centers need to evolve accordingly to accommodate the bandwidth demand of a rapidly changing world of technology. Since the channel loss is not improving at the same rate, most of the standards are adopting multilevel signaling to make more efficient use of the frequency spectrum. A 4"112Gb/s PAM-4 transmitter presented in this work is leading this trend to keep electrical signaling viable and

👥 作者与机构

Eric Groen1, Charlie Boecker1, Masum Hossain2, Roxanne Vu1,

分类:Wireline I/O · 年份:ISSCC 2020