← 返回论文列表 📄 下载原文 PDF  ISSCC 2021 · 8.6
ISSCC 2021Session 8 · ULTRA-HIGH-SPEED WIRELINEWireline I/O

A Highly Reconfigurable 40-97GS/s DAC and ADC with 40GHz AFE Bandwidth and Sub-35fJ/conv-step for 400Gb/s Coherent Optical Applications in 7nm FinFET

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种高度可重构的40-97GS/s DAC和ADC,具有40GHz模拟前端带宽和低于35fJ/conv-step的能效,适用于400Gb/s相干光通信系统。通过优化架构和电路设计,解决了高速光互连中对灵活性和低功耗的需求。

💡 主要创新点

核心指标
40-97GS/s, 40GHz带宽, sub-35fJ/conv-step
重要性
发表年份
ISSCC 2021

🏷 关键词

高度可重构数模转换器模数转换器相干光通信低功耗400Gb/s

📄 原文摘要

E. Olsen1, F. Ahmad1, G. Hatcher1, J. Chana3, L. Biolato2, L. Tse4, L. Wang1, L. Wang4, M. Azarmnia1, M. Davoodi1, N. Campos2, N. Fan1, P. Prabha1, Q. Lu1, S. Cyrusian1, S. Dallaire5, S. Ho3, S. Jantzi1, T. Dusatko3, W. Elsharkasy1 Inphi, Irvine, CA Inphi, Cordoba, Argentina 3 Inphi, Vancouver, Canada 4 Inphi, San Jose, CA 5 Inphi, Ottawa, Canada 1 2 Low power digital signal processing (DSP) and optical integration have fueled the development of high-performance optical pluggable modules due to their deployment flexibility and network disaggregation. In addition, the rapid growth of new technologies such as 5G, cloud computing, IoT and AR/VR has prompted the demand for even higher data rates, requiring optical modules to scale beyond 400Gb/s while targeting the best possible tradeoff between power efficiency and reach. This necessitates more complex equalization schemes and coding techniques such as probabilistic shaping (PS) [1] and

👥 作者与机构

R. L. Nguyen1, A. M. Castrillon2, A. Fan1, A. Mellati1, B. T. Reyes2, C. Abidin1,

分类:Wireline I/O · 年份:ISSCC 2021