⚡ 本页包含 AI 生成的分析内容,仅供参考
提出了一种0.004mm² 200MS/s的流水线SAR ADC,通过kT/C噪声消除技术大幅减小第一级采样电容,同时设计PVT鲁棒的环形放大器,在降低功耗和面积的同时实现高速高精度转换。
Peking University, Beijing, China 1 2 Pipelined ADCs are widely used for high-speed high-resolution applications, but there are two challenges. First, limited by the kT/C noise requirement, its 1st-stage sampling capacitor has to be sufficiently large (e.g., several pF). This poses significant burdens for the ADC driver and the reference buffer, leading to high design complexity and huge power/area costs on the system level, especially when high linearity, high sampling rate, and low supply voltage are required. Second, it is challenging to design a low-power, high-speed, and PVT-robust residue amplifier in an advanced process. To address these two challenges, this work proposes a PVT-robust ring-amp with kT/C noise cancellation capability. It enables a 1.3mW 200MS/s 67dB-SNDR pipelined ADC with only 128fF input capacitance. Recently, a few techniques have been proposed to suppress the kT/C noise in ADCs, but
Mingtao Zhan1, Lu Jie1, Xiyuan Tang2, Nan Sun1
Tsinghua University, Beijing, China