← 返回论文列表 📄 下载原文 PDF  ISSCC 2022 · 34.1
ISSCC 2022Session 34 · HARDWARE SECURITYHardware Security28nm CMOS

A 28nm 48KOPS 3.4µJ/Op Agile Crypto-Processor for Post-Quantum Cryptography on Multi-Mathematical Problems

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一款28nm工艺的敏捷密码处理器,用于后量子密码学,支持多种数学问题(如格、编码、多变量)的密钥封装和数字签名。通过高效架构实现了48KOPS的吞吐量和3.4µJ/Op的能效,解决了后量子密码标准对高吞吐量、灵活性和多算法支持的需求。

💡 主要创新点

核心指标
48KOPS, 3.4µJ/Op
工艺节点
28nm CMOS
重要性
发表年份
ISSCC 2022

🏷 关键词

后量子密码密码处理器敏捷架构多数学问题高能效

📄 原文摘要

era, post-quantum cryptography (PQC) processors are required to ensure quantum-secure communication and e-commerce with high throughput, while maintaining adequate flexibility to execute different crypto-primitives, such as key encapsulation mechanism (KEM) and digital signature (DS) at multiple security levels with evolving modifications. The PQC standards, which are based on multiple mathematical problems, will be available around the end of 2021 in NIST’s PQC standardization (Fig. 34.1.1). Crypto-agility, coupled with new mathematical calculations, high computing complexity, and large memory consumption brings challenges to the design of PQC processors considering flexibility, throughput, and energy efficiency.

👥 作者与机构

Yihong Zhu1, Wenping Zhu1, Min Zhu2, Chongyang Li1, Chenchen Deng1,

Chen Chen1, Shuying Yin1, Shouyi Yin1, Shaojun Wei1, Leibo Liu1 Tsinghua University, Beijing, China Micro Innovation Integrated Circuit Design, Wuxi, China 1 2 In the post-quantum

分类:Hardware Security · 年份:ISSCC 2022