⚡ 本页包含 AI 生成的分析内容,仅供参考
本文提出了一种基于电荷相关计算的混合信号GPS加速器CCSA,用于信号捕获。通过电荷耦合计算实现高能效的乘法累加操作,达到了394TOPS/W的能效。
the amount of transferred charge as ∆Qc,k=Cc∙[∆Vnc,k+(1/2∙VDD–Vm)], which is indeed proportional to the Lk%Rk product. Jieyu Li1, Weifeng He1, Bo Zhang2, Liang Qi1, Guanghui He1, Mingoo Seok2 The charges that all mixed-signal multipliers transfer onto the global output wire are immediately redistributed, forming the output voltage Vm = 1/2∙VDD + 1/4∙VDD∙[Cc/(4096∙Cc+Cpar)]∙[4096+C(m)], where Cpar is the parasitic capacitance of the global output wire. This formula confirms the linear relationship between Vm and C(m). Inspecting this formula, we find it is critical to minimize Cpar since a large Cpar will reduce the voltage swing of Vm, thereby increasing the ADC’s resolution requirement. To reduce Cpar, we place the coupling capacitor (Cc) at the edge of each PE to physically separate it from digital circuits of the PE (Fig. 29.7.3 top left). Then, we place 16 PEs in an 8×2 subarray such that we can have the 16 capacitors in the middle of the sub-array, again
capacitor (Cc). Following the well-known capacitor coupling equation, we can formulate