← 返回论文列表 📄 下载原文 PDF  ISSCC 2024 · 10.7
ISSCC 2024Session 10 · FREQUENCY SYNTHESISClocking & PLLs

An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051%

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种基于2阶数字预失真(DPD)的FMCW chirp发生器,在65nm CMOS工艺下实现了11GHz中心频率和2.3GHz chirp带宽,并获得了0.051%的rms频率误差。解决了高斜率(2.3GHz/μs)和短空闲时间(50ns)下频率线性度与精度问题,适用于短程3D成像雷达系统。

💡 主要创新点

发表年份
ISSCC 2024

📄 原文摘要

2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOS Xuan Wang*1,2, Xujun Ma*3, Yupeng Fu1, Yuqian Zhou1, Ang Li1, Shuo Yang1, Xu Wu1,2, Dongming Wang1,2, Lianming Li1,2, Xiaohu You1,2 Southeast University, Nanjing, China Purple Mountain Laboratories, Nanjing, China 3 Télécom SudParis, Paris, France *Equally Credited Authors (ECAs) 1 2 A frequency-modulated continuous-wave (FMCW) chirp generator serves as the pivotal building block for short-range 3D imaging radar systems, which have been widely utilized in medical and security applications. To enable quick and precise scanning with submillisecond snapshot duration and sub-centimeter depth resolution in a 79GHz large-scale MIMO radar imaging system, which composes of hundreds of TX/RX elements, the FMCW chirp generator must generate chirps with about 1μs chirp duration and operate >15GHz bandwidth (BW), necessitating an ultra-fast chirp slope exceeding

👥 作者与机构

rms Frequency Error under a 2.3GHz Chirp Bandwidth,

分类:Clocking & PLLs · 年份:ISSCC 2024