⚡ 本页包含 AI 生成的分析内容,仅供参考
本文提出了一种时间交织的管道SAR ADC,通过共享残差积分放大器实现了高能效,解决了传统CTDSM在宽带下设计复杂和传统pipeline功耗高的问题。该ADC在200MHz带宽下达到71dB SNDR,FoMs为173dB。
Wideband (BW >100MHz) and high-dynamic-range (DR >70dB) ADCs are in high demand for next-generation wireless standards. Conventional ADC solutions face challenges in both performance and efficiency: CTDSMs demonstrate favorable DR within moderate bandwidths, but their design complexity escalates significantly when addressing wider BW due to their closed-loop nature. Conventional pipeline ADCs can achieve high BW and resolution, but this comes at the expense of high power consumption caused by the inter-stage amplifiers. The hybrid architecture of the pipeSAR presents an appealing combination of high resolution and improved efficiency by taking advantage of the SAR architecture, which makes them well-suited for mobile devices. Nonetheless, the conversion rate of the pipe-SAR ADC remains restricted. To solve this challenge, this work presents an interleaved pipe-SAR architecture with a shared residue integrating amplifier. It improves the opamp efficiency by eliminating the
Xiyu He, Mingyang Gu, Hanjun Jiang, Yi Zhong, Nan Sun, Lu Jie
Tsinghua University, Beijing, China