← 返回论文列表 📄 下载原文 PDF  ISSCC 2025 · 17.6
ISSCC 2025Session 17 · HARDWARE SECURITYHardware Security3nm FinFET

A 100MHz Self-Calibrating RC Oscillator Capable of Clock-Glitch Detection for Hardware Security in a 3nm FinFET Process

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种用于硬件安全的100MHz自校准RC振荡器,能够检测时钟毛刺攻击,消除对外部晶振的依赖。采用3nm FinFET工艺实现,可集成在SoC中用于启动时钟监控和攻击检测。

💡 主要创新点

核心指标
100MHz
工艺节点
3nm FinFET
重要性
发表年份
ISSCC 2025

🏷 关键词

自校准RC振荡器时钟毛刺检测硬件安全3nm FinFET

📄 原文摘要

Mahmut Sinangil1, C. Thomas Gray2 Nvidia, Santa Clara, CA Nvidia, Durham, NC 1 2 On-chip oscillators are emerging as a critical circuit for improving the security of systemon-chips (SoCs). Many SoCs utilize an on-chip oscillator during boot-up, eliminating the need for external references (e.g., crystal) that could expose SoCs to vulnerabilities from external clock attacks. Additionally, on-chip oscillators are frequently employed for precise monitoring of critical system clocks [1]. Their functionality can be extended to detect clockglitch attacks, allowing a single validated and proven IP to serve multiple critical security applications. While several stable on-chip oscillators have been reported [2-6], they are unable to detect clock glitches. Conversely, works such as [7] and [8] can detect clock glitches but cannot provide a stable clock. This work proposes a new RC oscillator architecture that can detect clock-glitch attacks

👥 作者与机构

Nandish Mehta1, Stephen Tell2, Sanquan Song1, Sudhir Kudva1, Brian Zimmer1,

分类:Hardware Security · 年份:ISSCC 2025