← 返回论文列表 📄 下载原文 PDF  ISSCC 2025 · 37.4
ISSCC 2025Session 37 · DESIGN-TECHNOLOGY OPTIMIZATION AND DIGITAL ACCELERATORSDigital Circuits

SHINSAI: A 586mm2 Reusable Active TSV Interposer with Programmable Interconnect Fabric and 512Mb 3D Underdeck Memory

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种名为SHINSAI的可重用有源TSV中介层,集成了可编程互连架构和512Mb 3D底层存储器,旨在解决3D集成中互连密度和能效的瓶颈问题。通过垂直堆叠接口和可编程互连,实现了高带宽、低延迟的数据传输。

💡 主要创新点

重要性
发表年份
ISSCC 2025

🏷 关键词

有源TSV中介层3D集成可编程互连底层存储器垂直堆叠接口

📄 原文摘要

Zexing Chen1, Mochen Tian2, Jundong Zhu2, Dexin Wen2, Yan Wang2, Yu Wang2, Jian Xu2, Feng Wang2, Jun Tao1, Chixiao Chen1, Qi Liu1, Ming Liu1 Fudan University, Shanghai, China Kiwimoore Semiconductors, Shanghai, China Figure 37.4.3 shows one cluster of the V-Link interface circuit, including 5 channels of 32lane data transmission. The top-die interface module initially converts parallel bus signals into flits per a specified protocol, then serializes these signals at a higher rate for transmission through the fully digital physical layer circuits on the vertical stacking interface

👥 作者与机构

Bo Jiao*1, Haozhe Zhu*1, Yuman Zeng1, Yongjiang Li1, Jie Liao1, Siyao Jia1,

分类:Digital Circuits · 年份:ISSCC 2025