← 返回论文列表 📄 下载原文 PDF  ISSCC 2026 · 34.4
ISSCC 2026Session 34 · INTEGRATED RADAR AND UWB TRANSCEIVERS FROM MICROWAVE TO SUB-THZRF & Wireless40nm CMOS

A 1.6-to-3.8GHz Reconfigurable FMCW Radar SoC with 81.5% Relative-Bandwidth PLL for Real-Time Life Detection in Disaster Response

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一款1.6至3.8GHz可重构FMCW雷达SoC,用于灾后实时非视距生命探测。通过采用81.5%相对带宽的环形VCO PLL与DTC,实现了29.6kHz频率误差和0.78至400MHz/μs的啁啾斜率,解决了宽带线性调频与高精度生命探测的难题。

💡 主要创新点

核心指标
29.6kHz频率误差,0.78-to-400MHz/µs chirp slopes,13.43dBm PA输出功率,8.1dB NF
工艺节点
40nm CMOS
重要性
发表年份
ISSCC 2026

🏷 关键词

FMCW雷达生命探测可重构SoC

📄 原文摘要

Lianbo Wu1,2, Guangzhong Zhang3, Naike Du3, Zijie Wang1, Yucong Gu1, Xiuzhu Ye3, Xiao Fang1, Weisheng Zhao1,2, Hui Zhang1,2 Beihang University, Beijing, China, 2Tianmushan Laboratory, Hangzhou, China, 3Beijing Institute of Technology, Beijing, China *Equally Credited Authors (ECAs) 1 Abstract A 1.6-to-3.8GHz FMCW radar SoC for real-time non-line-of-sight life detection is implemented in 40nm CMOS. An 81.5% BW ring-VCO PLL with DTC achieves 29.6kHz frequency error and 0.78-to-400MHz/µs chirp slopes. The TX integrates a 13.43dBm PA, while the RXRF features 8.1dB NF, baseband chain with 100dB-rejection SC-HPF at 1kHz and CT Δ-Σ ADC. A RISC-V core with FPU/VPU enables DSP, detecting people behind 6 walls and vital signs behind 2, occupying 7.65mm2 and consuming 0.395W. Disaster rescue operations require radar systems that can detect vital signs and motion of survivors behind solid obstructions such as collapsed concrete and rubble. This capability

👥 作者与机构

Renjie Fu*1, Linxu Shi*1, Fanxun Cai1, Yunqi Yang1, Hao Lei1, Zhigang Fu1, Yilin Xu1, Pengcheng Wang1, Ziyang Li1, Shixuan Wang1, Junkai Jiao1, Dingqi Liang1,

分类:RF & Wireless · 年份:ISSCC 2026